Implementing a Low-latency Parallel Graphic Equalizer with Heterogeneous Computing
نویسندگان
چکیده
This paper describes the implementation of a recently introduced parallel graphic equalizer (PGE) in a heterogeneous way. The control and audio signal processing parts of the PGE are distributed to a PC and to a signal processor, of WaveCore architecture, respectively. This arrangement is particularly suited to the algorithm in question, benefiting from the low-latency characteristics of the audio signal processor as well as general purpose computing power for the more demanding filter coefficient computation. The design is achieved cleanly in a high-level language called Kronos, which we have adapted for the purposes of heterogeneous code generation from a uniform program source.
منابع مشابه
Parallel computing using MPI and OpenMP on self-configured platform, UMZHPC.
Parallel computing is a topic of interest for a broad scientific community since it facilitates many time-consuming algorithms in different application domains.In this paper, we introduce a novel platform for parallel computing by using MPI and OpenMP programming languages based on set of networked PCs. UMZHPC is a free Linux-based parallel computing infrastructure that has been developed to cr...
متن کاملEnhanced Parallel Som Based on Heterogeneous System Platform
In this paper, we propose an enhanced parallel Selforganizing Map (SOM) framework based on heterogeneous system platform, specifically Central Processing Unit (CPU) and Graphic Processing Unit (GPU) soldered together on a single chip. The framework is to improve speed of parallel SOM using GPU since processing parallel SOM on GPU burden by communication latency due to isolate device architectur...
متن کاملImplementing high-level parallelism on computational GRIDs
Special purpose high performance computers are expensive and rare, but workstation clusters are cheap and becoming common. Emerging technology offers the opportunity to integrate clusters into a single high performance computer a computational Grid. The acceptance of computational Grids, however, is seriously hampered by the difficulty of efficiently managing the parallelism in such heterogeneo...
متن کاملParallel Adaptive Equalizer Employing Sub-Convolution: VLSI Architecture Realized in a Field Programmable Gate Array
Abstract-This paper provides an overview of a parallel adaptive equalizer architecture and its highrate FPGA realization. The very large scale integration (VLSI) architecture for implementing a frequency domain least-mean squares (LMS) complex equalizer incorporates a simple subconvolution method, digital vector processing, specialized FFT-IFFT hardware architectures, and the discrete Fourier t...
متن کاملParallel implementations of the MinMin heterogeneous computing scheduler in GPU
This work presents parallel implementations of the MinMin scheduling heuristic for heterogeneous computing using Graphic Processing Units, in order to improve its computational efficiency. The experimental evaluation of the four proposed MinMin variants demonstrates that a significant reduction on the computing times can be attained, allowing to tackle large scheduling scenarios in reasonable e...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015